Automata construction for on-the-fly Model Checking PSL Safety Simple Subset

نویسندگان

  • Sitvanit Ruah
  • Dana Fisman
  • Shoham Ben-David
چکیده

Symbolic model checking has been found extremely efficient in the verification of hardware designs, and has been widely adopted in industry in recent years. While traditional model checkers ([McM93]) used the temporal logics ctl or ltl as their specification language, contemporary industrial languages, have sought ways to make the specification language easier to learn and use. The temporal language psl [Acc04], which has been standardized by the Accellera standards organization, augments ltl with new language constructs, including Regular Expressions. In order to be model-checked, a psl formula needs to be translated into a verifiable form, usually an automaton. In this paper we present the translation into automata of a subset of psl called SafetyPSL. This subset, as can be understood by its name, consists of safety properties. Such properties are of special interest, because they can be model checked efficiently, as will be explained in the sequel. A property is considered to be safe if its violation can be detected by a finite path. Formally, consider a language L of finite and infinite words over an alphabet Σ. A finite word u over Σ is a bad prefix for L iff ∀v ∈ Σ∗ ∪ Σ, uv 6∈ L. A language L is a safety language if every word not in L has a finite bad prefix. Model checking of a general linear property φ involves the construction of a Büchi automaton B¬φ, of size exponential in φ, that accepts exactly all the infinite computations violating the property φ. Model checking φ is done by checking the emptiness of the product of the model M and B¬φ [VW86]. For safety properties, however, we can many times do better. Since computations violating a safety formula are all finite, a finite automaton A can detect them. Model checking can then be reduced to invariant checking, with the invariant being “A is not in an accepting state”. Invariant checking is typically easier to

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

From PSL to LTL: A Formal Validation in HOL

Using the HOL theorem prover, we proved the correctness of a translation from a subset of Accellera’s property specification language PSL to linear temporal logic LTL. Moreover, we extended the temporal logic hierarchy of LTL that distinguishes between safety, liveness, and more difficult properties to PSL. The combination of the translation from PSL to LTL with already available translations f...

متن کامل

Automata Construction for PSL

The language PSL [1] is a temporal logic standardized by the Accellera standards organization and currently undergoing the process of becoming an IEEE standard. The core of PSL, denoted here LTL WR, is an extension of the linear temporal logic LTL. The extension takes two orthogonal directions. In one direction the logic is interpreted over finite, possibly truncated, as well as infinite words....

متن کامل

A Hierarchy for Accellera's Property Specification Language

Vorliegende Diplomarbeit wurde von mir selbstständig verfasst. Es wurden keine anderen als die angegebenen Quellen und Hilfsmittel benutzt. 6 Conclusion and Future Work 55 ii 1 Introduction 1.1 Motivation Model checking and equivalence checking are state-of-the-art in modern hardware circuit design. Moreover, standardised languages like the hardware description languages VHDL [4, 56] and Verilo...

متن کامل

Model Checking PSL Using HOL and SMV

In our previous work, we formally validated the correctness of a translation from a subset of Accellera’s Property Specification Language (PSL) to linear temporal logic (LTL) using the HOL theorem prover. We also built an interface from HOL to the SMV model checker based on a formal translation of LTL to ω-automata. In the present paper, we describe how this work has been extended and combined ...

متن کامل

PSL Model Checking and Run-Time Verification Via Testers

The paper introduces the construct of temporal testers as a compositional basis for the construction of automata corresponding to temporal formulas in the PSL logic. Temporal testers can be viewed as (non-deterministic) transducers that, at any point, output a boolean value which is 1 iff the corresponding temporal formula holds starting at the current position. The main advantage of testers, c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005